#### 800G OSFP112 2xFR4 Optical Transceiver POOS80FR8

#### Part Number Ordering Information

POOS80FR8	$P_{\rm ro}$ -optics 800G OSFP112 2xFR4 transceiver, dual duplex LC
	Interface, 4 CWDM Lanes, up to 2km, Top-closed-fin, Pull tab

#### Table of Content

1.	Introduction
2.	Key Features 4
3.	Applications
4.	Pin Map and Description5
Т	able 2 OSFP connector pin list
Т	able 3. OSFP Control pins7
5.	Optical Port Description8
6.	Specification
6	1 Absolute Maximum Ratings8
6	2 Recommended Operating Conditions9
6	3 Electrical Characteristics9
6	4 Optical Characteristics 10
6	5 Digital Diagnostic Specifications13
7.	Mechanical Drawing14
8.	<b>ESD</b>
9.	Laser safety 15
10.	History Record16

#### 1. Introduction

This product is an 800Gb/s Octal Small Form-factor Pluggable (OSFP) optical module with top closed fin designed for 2km optical communication applications. The module converts 8 channels of 100Gb/s (PAM4) electrical input data to 2 sets of 4 CWDM optical signals and multiplexes them into 2 sets of a single channel for 425Gb/s optical transmission. Reversely, on the receiver side, the module optically de-multiplexes 2 sets of a single channel 425Gb/s signal inputs into 2 sets of 4 CWDM channel signals and converts them to 8 output channels of 106Gb/s electrical data.

The central wavelengths of the 4 CWDM channels are 1271, 1291, 1311 and 1331 nm as members of the CWDM wavelength grid defined in ITU-T G.694.2. It contains an optical Dual SMF LC duplex connector for the optical interface and a 60-pin connector for the electrical interface. To minimize the optical dispersion in the long-haul system, single-mode fiber (SMF) has to be applied in this module. Host FEC is required to support up to 2km fiber transmission.

I2C interface is supported to read and control the status of this product.




Figure 1 shows the transceiver block diagram



- OSFP form factor hot pluggable
- Top closed fin
- 2 sets of 4 CWDM lanes MUX/DEMUX design
- Electrical Interface: compliant to 800GAUI-8(8x106.25Gb/s) in IEEE 802.3ck
- Optical Interface: compliant to 400G-FR4 technical specification

- 16 Watts max
- CMIS compliance
- Case temperature range of 0°C to 70°C
- Dual SMF LC duplex connectors (5.25mm pitch)
- Up to 2km over SMF with KP4 FEC on host side

#### 2. Key Features

The transceiver complies with common management interface specification (CMIS). The supported key features listed below allow host software to read and control the transceiver status through I2C.

- Adaptive Tx input equalization
- Programmable Rx output amplitude
- Programmable Rx output pre-cursor
- Programmable Rx output post-cursor
- Supply voltage monitoring (DDM\_Voltage)
- Transceiver case temperature monitoring (DDM\_Temperature)
- Tx transmit optical power monitoring for each lane (DDM\_TxPower)
- Tx bias current monitoring for each lane (DDM\_TxBias)
- Rx receive optical power monitoring for each lane (DDM\_RxPower)
- Warning and alarm indication for each DDM function
- Tx & Rx LOL and LOS indication
- Tx fault indication
- Host and line side loopback capabilities
- Host and line side PRBS generator and checker capabilities
- CDB firmware upgrade capability
- Versatile diagnostics monitoring (VDM) capability (optional, additional power consumption increase)
- Other functions defined in CMIS

#### 3. Applications

The transceiver is designed for Ethernet, Telecom and Infiniband use cases. The application advertisements listed below allow host software to select proper application following CMIS definition

- Application case 1, 2x400G FR4, 2 sets of 400G per port breakout connections.
- Application case 2, 2x200G FR4, 2 sets of 200G per port breakout connections.
- Application case 3, 8x100G FR, 8 of 100G per port breakout connections.
- Application case 4, 1x800G FR8, 1 of 800G per port point to point connection.
- Applications for backward compliance, refer to detailed application list below.

Mixed applications of case 1 and case 3 are also supported.

Table 1 shows CMIS application advertisements list:

ApSel Code	Host Electrical Interface	Module Media Interface	Host and Media Lane Count	Host Lane Assignment
ApSel 1	50(400GAU1-4-L C2M)	1D(400GBASE-FR4)	44 (4:4)	11 (lanes 1,5)
ApSel 2	32(IB NDR)	1D(400GBASE-FR4)	44 (4:4)	11 (lanes 1,5)
ApSel 3	0F(200GAU1-4 C2M)	18(200GBASE-FR4)	44(4:4)	11 (lanes 1,5)
ApSel4	31(IB HDR)	18(200GBASE-FR4)	44 (4:4)	11 (lanes 1,5)
ApSel 5	4C(100GAU1-1-L C2M)	15(100GBASE-FR1)	11(1:1)	FF (lane 1,2,3,4,5,6,7,8)
ApSel 6	52(800G L C2M)	0(Undefined)	88(1:1)	01 (lanes 1)
ApSel 7	4F(400GAU1-4-S C2M)	1D (400GBASE-FR4)	44(4:4)	11 (lanes 1,5)
ApSel 8	ApSel 8 4B(100GAU1-1-S C2M) 15(100		11(1:1)	FF (lane 1,2,3,4,5,6,7,8)
ApSel 9	51(800G S C2M)	0 (Undefined)	88 (1:1)	01 (lanes 1)
ApSel 10	42(100CAU-4 FEC)	10(100G CWDM4 MSA)	44(4:4)	11 (lanes 1,5)
ApSel 11	30(IB EDR)	10(100G CWDM4 MSA) 44(4:4		11 (lanes 1,5)

Table :	1. CMIS	Application	advertisements
I GOIC		/ ppiloution	

#### 4. Pin Map and Description

The electrical interface of OSFP module consist of a 60 contacts edge connector as illustrated by the diagram in Figure 2, which defined in Clause 8.1 of OSFP MSA Specification.




Figure 2. MSA Compliant Connector

#### Table 2 shows the detailed pin list

					Plug
Pin#	Symbol	Description	Logic	Direction	Sequence
1	GND		Ground		1
2	TX2p	Transmitter Data Non-Inverted	CML-I	Input from Host	3
3	TX2n	Transmitter Data Inverted	CML-I	Input from Host	3
4	GND		Ground		1
5	TX4p	Transmitter Data Non-Inverted	CML-I	Input from Host	3
6	TX4n	Transmitter Data Inverted	CML-I	Input from Host	3
7	GND		Ground		1
8	ТХ6р	Transmitter Data Non-Inverted	CML-I	Input from Host	3
9	TX6n	Transmitter Data Inverted	CML-I	Input from Host	3
10	GND		Ground		1
11	ТХ8р	Transmitter Data Non-Inverted	CML-I	Input from Host	3
12	TX8n	Transmitter Data Inverted	CML-I	Input from Host	3
13	GND		Ground		1
14	SCL	2-wire Serial interface clock	LVCMOS-I/O	Bi-directional	3
15	VCC	+3.3V Power		Power from Host	2
16	VCC	+3.3V Power		Power from Host	2
17	LPWn/PRSn	Low-Power Mode / Module Present	Multi-Level	Bi-directional	3
18	GND	•	Ground		1
19	RX7n	Receiver Data Inverted	CML-O	Output to Host	3
20	RX7p	Receiver Data Non-Inverted	CML-0	Output to Host	3
21	GND		Ground		1
22	RX5n	Receiver Data Inverted	CML-0	Output to Host	3
23	RX5p	Receiver Data Non-Inverted	CML-0	Output to Host	3
24	GND		Ground		1
25	RX3n	Receiver Data Inverted	CML-0	Output to Host	3
26	RX3p	Receiver Data Non-Inverted	CML-O	Output to Host	3
27	GND		Ground		1
28	RX1n	Receiver Data Inverted	CML-O	Output to Host	3
29	RX1p	Receiver Data Non-Inverted	CML-O	Output to Host	3
30	GND		Ground		1
31	GND		Ground		1
32	RX2p	Receiver Data Non-Inverted	CML-O	Output to Host	3
33	RX2n	Receiver Data Inverted	CML-O	Output to Host	3
34	GND		Ground		1
35	RX4p	Receiver Data Non-Inverted	CML-O	Output to Host	3
36	RX4n	Receiver Data Inverted	CML-0	Output to Host	3
37	GND		Ground		1
38	RX6p	Receiver Data Non-Inverted	CML-O	Output to Host	3
39	RX6n	Receiver Data Inverted	CML-O	Output to Host	3
40	GND		Ground		1
40	RX8p	Receiver Data Non-Inverted	CML-O	Output to Host	3
41	RX8p RX8n	Receiver Data Inverted	CML-0	Output to Host	3
	GND				3 1
43 44	INT/RSTn	Module Interrupt / Module Reset	Ground Multi-Level	Bi-directional	3
			iviuiti-Level	Power from Host	
45 46	VCC VCC	+3.3V Power		Power from Host	2
		+3.3V Power			
47	SDA	2-wire Serial interface data	LVCMOS-I/O	Bi-directional	3
48	GND	Tanana ittaa Data k	Ground	han the second for the second	1
49	TX7n	Transmitter Data Inverted	CML-I	Input from Host	3
50	ТХ7р	Transmitter Data Non-Inverted	CML-I	Input from Host	3
51	GND		Ground		1
52	TX5n	Transmitter Data Inverted	CML-I	Input from Host	3

#### Table 2 OSFP connector pin list

#### Because So Much Is In Your Optics

53	ТХ5р	Transmitter Data Non-Inverted	CML-I	Input from Host	3
54	GND		Ground		1
55	TX3n	Transmitter Data Inverted	CML-I	Input from Host	3
56	ТХЗр	Transmitter Data Non-Inverted	CML-I	Input from Host	3
57	GND		Ground		1
58	TX1n	Transmitter Data Inverted	CML-I	Input from Host	3
59	TX1p	Transmitter Data Non-Inverted	CML-I	Input from Host	3
60	GND		Ground		1

#### Table 3 shows the detailed control pins

Table 3. C	OSFP Cont	rol pins
------------	-----------	----------

Name	Direction	Description
SCL	BiDir	2-wire serial clock signal. Requires pull-up resistor to 3.3V on host
SDA	BiDir	2-wire serial data signal. Requires pull-up resistor to 3.3V on host.
LPWn/PRSn	Input/Output	Dual Function Signal . Low Power mode is an active-low input signal . Module Present is controlled by a pull-down resistor on the module which gets converted to an active-low output logic signal Voltage zones is shown as figure3.
INT/RSTn	Input/Output	Dual Funtion Signal . Reset is an active-low input signal . Interrupt is an active-high output signal Voltage zones is shown as figure 3.




Figure 3. Voltage Zones

Figure 4 shows the recommended power supply filter design




Figure 4. Recommended Power Supply Filter

#### 5. Optical Port Description

The optical interface port is dual duplex LC. The transmit and receive optical lanes shall occupy the positions depicted in Figure 5 when looking into the MDI receptacle with the connector keyway feature on top.




Figure 5. Optical Media Dependent Interface port assignments

#### 6. Specification

#### 6.1 Absolute Maximum Ratings

It has to be noted that the operation in excess of any individual absolute maximum ratings might cause permanent damage to this module.

Parameter	Symbol	Min	Max	Units	Notes
Storage Temperature	Ts	-40	85	degC	
Operating Case Temperature	T <sub>OP</sub>	0	70	degC	
Power Supply Voltage	$V_{CC}$	-0.5	3.6	v	
Relative Humidity (non-condensation)	RH	0	85	%	

#### 6.2 Recommended Operating Conditions

Parameter	Symbol	Min	Typical	Max	Units	Notes
Operating Case Temperature	T <sub>OP</sub>	0		70	degC	
Power Supply Voltage	V <sub>cc</sub>	3.135	3.3	3.465	v	
Data Rate, each Lane			53.125		GBd	PAM4
Data Rate Accuracy		-100		100	ppm	
Pre-FEC Bit Error Ratio				2.4x10 <sup>-4</sup>		
Post-FEC Bit Error Ratio				1x10 <sup>-15</sup>		1
Link Distance	D	2		2000	m	2

Notes:

- 1. FEC provided by host system.
- 2. FEC required on host system to support maximum distance.

#### 6.3 Electrical Characteristics

The following electrical characteristics are defined over the Recommended Operating Environment unless otherwise specified.

Parameter	Test Point	Min	Typical	Max	Units	Notes			
Power Consumption				16	W				
Supply Current	lcc			4.84	А				
	Module Input (each Lane)								
Signaling Rate, each Lane	TP1	53.:	125 ± 100 pp	m	GBd				
DC Common-mode input Voltage	TP1	-0.35		2.85	v				
Single-ended input Voltage	TP1a	-0.4		3.3	V				
AC Common-mode RMS input Voltage Low-frequency,VCM <sub>LF</sub> Full-Band,VCM <sub>LF</sub>	TP1a	32 80			mV				
Module stressed input test		IEEE 8	02.3ck 120G3	8.4.3					
Differential Peak-to-Peak input Voltage tolerance	TP1a	750			mV				
Common to Different Mode input Return Loss	TP1	IEEE802.3	3ck Equation	120G-2					
Effective input Return Loss	TP1	8.5			dB				
Differential input Termination Mismatch	TP1			10	%				
	Module Output (each Lane)								
Signaling Rate, each lane	TP4	53.:	125 ± 100 pp	m	GBd				
Differential Peak-to-Peak	TP4				mV				

#### Because So Much Is In Your Optics

Output Voltage						
Short mode				600		
Long mode				845		
AC Common Mode Output						
Voltage, RMS	TP4				mV	
Low-frequency,VCM <sub>LF</sub>	184			32	mv	
Full-Band,VCM <sub>LF</sub>				80		
Differential Termination	<b>TD</b> 4			10	0/	
Mismatch	TP4			10	%	
Eye height	TP4	15			mV	
Vertical eye closure, VEC	TP4			12	dB	
Common-mode to Differential	TP4	1555000	1200 1	dB		
mode output Return Loss	184	IEEE602.	3ck Equation	1200-1	uв	
Effective output Return Loss	TP4	8.5			dB	
Output Transition time (20%		9.5			20	
to 80%)	TP4	8.5			ps	
DC Common-mode output		250		2050		
Voltage	TP4	-350		2850	mV	
Differential termination	TD4			10	0/	
mismatch	TP4			10	%	

#### 6.4 Optical Characteristics

Parameter	Symbol	Min	Typical	Max	Units	Notes
	LO	1264.5	1271	1277.5	nm	
	L1	1284.5	1291	1297.5	nm	
	L2	1304.5	1311	1317.5	nm	
	L3	1324.5	1331	1337.5	nm	
Wavelength Assignment	L4	1264.5	1271	1277.5	nm	
	L5	1284.5	1291	1297.5	nm	
	L6	1304.5	1311	1317.5	nm	
	L7	1324.5	1331	1337.5	nm	
Data Rate, each Lane	GBd					
Modulation Format						
Side-mode Suppression Ratio	SMSR	30			dB	
Total average launch power				9.5	dBm	
Average Launch Power, each	P <sub>AVG</sub>	-3.2		3.5	dBm	1
Lane						
Outer Optical Modulation	Рома	Max(-0.2,-		3.7	dBm	2

Amplitude (OMAouer), each Lane1.6+TDECQ)Image: Constraint of the second seco	[			1			· · · · · · · · · · · · · · · · · · ·
Difference in launch power between any two lanes (DMAder)Image: Construct of the second seco	Amplitude (OMA <sub>outer</sub> ), each		1.6+TDECQ)				
between any two lanes (OMAuder)Image: second secon	Lane						
(OMAcourse)Image: set of the s	Difference in launch power						
Transmitter and Dispersion Eye Closure for PAM4 (TDECQ), each LaneTDECQ3.4dBTransmitter eye closure for PAM4 (TECQ), each LaneTECQ3.4dBITDECQ-TECQ C2.5dBCOver/under-shootC2.5dBCTransmitter peak-to-peak powerC3.5dBCExtinction RatioER3.5dBCOptical Return Loss ToleranceTOL17.1dBCTransmitter Transition TimeC2.5dBCAverage Launch Power of OFF Transmitter, each LanePoint17.1dBCData Rate, each LaneTHd4.5dBCModulation FormatPAM47.23.5dBCModulation FormatTHd4.5dB3AAverage Receive Power, each LaneTHd4.54.5dB3Difference in receive powerC-7.23.5dB4Difference in receive powerC-7.23.7dBCDifference in receive power between any two lanesC4.1dBC	between any two lanes				4	dB	
Closure for PAM4 (TDECQ), each LaneTDECQIDECQ3.4dBTransmitter eye closure for PAM4 (TECQ), each LaneTECQ3.4dB1(TDECQ-TECQ)III2.5dBIOver/under-shootIII2.2%ITransmitter peak-to-peak powerIII4.5dBmIExtinction RatioER3.5IdBIIOptical Return Loss ToleranceTOLIIdBIOptical Return Loss ToleranceRTIIdBITransmitter ReflectanceRTIIdBIAverage Launch Power of OFF Transmitter, each LanePorfIIIIdBmIData Rate, each LaneIH4.5IIIIIIIData Rate, each LaneIH4.5IIIIIIIIDamage Threshold, each LaneIH4.5IIIIIIIIDamage Receive Power, each LaneIIIIIIIIIIIIIIIIIIIIIIDifference in receive power between any two lanesII	(OMA <sub>outer</sub> )						
each LaneImage: search of parts of the constraint of the co	Transmitter and Dispersion Eye						
Transmitter eye closure for PAM4 (TECQ), each LaneTECQImage: closure for PAM4 (TECQ), each LaneTECQImage: closure for PAM4 (TECQ), each LaneTECQImage: closure for PAM4 (TECQ), each LaneImage: closure for PAM4Image: closure for <b< td=""><td>Closure for PAM4 (TDECQ),</td><td>TDECQ</td><td></td><td></td><td>3.4</td><td>dB</td><td></td></b<>	Closure for PAM4 (TDECQ),	TDECQ			3.4	dB	
PAM4 (TECQ), each LaneTECQImage: sech LaneTECQImage: sech LaneImage: sech Lane <t< td=""><td>each Lane</td><td></td><td></td><td></td><td></td><td></td><td></td></t<>	each Lane						
PAM4 (FECQ), each LaneImage and the second seco	Transmitter eye closure for	7500					
Over/under-shootImage: short	PAM4 (TECQ), each Lane	TECQ			3.4	dВ	
Transmitter peak-to-peak powerImage: second	TDECQ-TECQ				2.5	dB	
Transmitter peak-to-peak powerImage: second							
power4.5dBmExtinction RatioER3.5dBdBRIN17.10MARIN-136dB/HzOptical Return Loss ToleranceTOL-136dBTransmitter ReflectanceRT-266dBTransmitter Transition TimeII17psAverage Launch Power of OFF Transmitter, each LanePoff117gBmData Rate, each LaneI53.12 ± 100 pmGBdIModulation FormatTHd4.5IdBm3Average Receive Power, each LaneTHd4.5ABm3Receive Power (OMApouter), each LaneII3.7dBm4Difference in receive power between any two lanesIIIII	Over/under-shoot				22	%	
powerImage: constraint of the second sec	Transmitter peak-to-peak				4 5	dBm	
RINRINImage and the second seco	power				4.5	иып	
Image decisionImage	Extinction Ratio	ER	3.5			dB	
Transmitter ReflectanceRTImage: Constraint of the section of t	RIN <sub>17.1</sub> OMA	RIN			-136	dB/Hz	
Image: constraint of the series of the se	Optical Return Loss Tolerance	TOL			17.1	dB	
Average Launch Power of OFF Transmitter, each LanePoffPoffImage CeleverPoffMBMMBMEcceiverData Rate, each Lane $53.12 \pm 100  \text{pm}$ GBdData Rate, each LaneImage CeleverData Rate, each LaneImage CeleverData Rate, each LaneImage CeleverData Rate, each LaneImage CeleverData Rate, each LaneImage CeleverDamage Threshold, each LaneTHd4.5Average Receive Power, each LaneImage Celever (OMA_outer), each LaneImage Celever (OMA_outer), each LaneImage Celever (OMA_outer), each LaneImage Celever (Image Celever Power (Image	Transmitter Reflectance	R <sub>T</sub>			-26	dB	
Transmitter, each LanePoffImage of the section	Transmitter Transition Time				17	ps	
Transmitter, each LaneIIIData Rate, each Lane53.125 ± 100 ppmGBdIModulation FormatIFAM4IGBdDamage Threshold, each LaneTHd4.5IdBm3Average Receive Power, each LaneIIIAReceive Power (OMA <sub>outer</sub> ), each LaneIIIADifference in receive power between any two lanesIIII	Average Launch Power of OFF	P.,"			-16	dBm	
Data Rate, each Lane $53.125 \pm 100 \text{ ppm}$ GBdModulation Format $-7.2$ $-7.2$ $dBm$ $3$ Damage Threshold, each Lane $TH_d$ $4.5$ $dBm$ $3$ Average Receive Power, each Lane $-7.2$ $3.5$ $dBm$ $4$ Receive Power (OMA <sub>outer</sub> ), each Lane $-7.2$ $3.7$ $dBm$ $4$ Difference in receive power between any two lanes $-7.2$ $4.1$ $dB$ $-7.2$	Transmitter, each Lane	• 011			10	ubiii	
Modulation FormatTHaPAM4ADamage Threshold, each LaneTHa4.5dBm3Average Receive Power, each Lane-7.23.5dBm4Receive Power (OMA_outer), each Lane-7.23.7dBm4Difference in receive power between any two lanes-1-14.1dB		[	Receiver				
Damage Threshold, each LaneTHd4.5dBm3Average Receive Power, each Lane-7.23.5dBm4Receive Power (OMA <sub>outer</sub> ), each Lane-7.23.7dBm4Difference in receive power between any two lanes-1-4.1dB-1	Data Rate, each Lane		53.12	25 ± 100 pp	m	GBd	
Average Receive Power, each    -7.2    3.5    dBm    4      Lane    -7.2    3.5    dBm    4      Receive Power (OMA <sub>outer</sub> ), each    3.7    dBm    4      Lane    3.7    dBm    4      Difference in receive power    4    4    4	Modulation Format			PAM4			
Lane-7.23.5dBm4Receive Power (OMA_outer), each Lane3.7dBm4Difference in receive power between any two lanes4.1dB	Damage Threshold, each Lane	THd	4.5			dBm	3
LaneImage: Constraint of the second seco	Average Receive Power, each		7.0		25	dDar	
Lane3.7dBmDifference in receive power4.1dB	Lane		-7.2		3.5	aBm	4
Lane  Image: Constraint of the second secon	Receive Power (OMA <sub>outer</sub> ), each				2.7	-10	
between any two lanes 4.1 dB	Lane				3./	dBm	
	Difference in receive power						
(OMA <sub>outer</sub> )	between any two lanes				4.1	dB	
	(OMA <sub>outer</sub> )						

Receiver Sensitivity (OMA <sub>outer</sub> ), each Lane	SEN			Equation (1)	dBm	5
Stressed Receiver Sensitivity (OMA <sub>outer</sub> ), each Lane	SRS			-2.6	dBm	6
Receiver Reflectance	R <sub>R</sub>			-26	dB	
LOS Assert	LOSA	-15		-10.5	dBm	
LOS De-assert	LOSD			-7.5	dBm	
LOS Hysteresis	LOSH	0.5			dB	
Conditio	Conditions of Stress Receiver Sensitivity Test (Note 7)					
Stressed Eve Closure for PAM4						

Stressed Eye Closure for PAM4		3.4	dB		
(SECQ), Lane under Test				1	1
OMA <sub>outer</sub> of each aggressor		1.5	dBm		
lane		1.5	ubiii		

Notes:

- Average launch power, each lane (min) is informative and not the principal indicator of signal strength. A transmitter with launch power below this value cannot be compliant; however, a value above this does not ensure compliance.
- The values for OMA<sub>outer</sub>(min) vary with TDECQ. Figure 6 illustrates this along with the values for OMA<sub>outer</sub>(max).
- 3. The receiver shall be able to tolerate, without damage, continuous exposure to a modulated optical input signal having this power level on one lane. The receiver does not have to operate correctly at this input power.
- Average receive power, each lane (min) is informative and not the principal indicator of signal strength.
  A received power below this value cannot be compliant; however, a value above this does not ensure compliance.
- Receiver sensitivity (OMA<sub>outer</sub>) is informative and is defined for a transmitter with a value of TECQ up to
  3.4 dB. Receiver sensitivity should meet Equation (1), which is illustrated in Figure 6.

Where:	
RS	is the receiver sensitivity, and
TECQ	is the TECQ of the transmitter used to measure the receiver sensitivity.

6. Measured with conformance test signal at TP3 for the BER equal to 2.4x10<sup>-4</sup>.

S

7. These test conditions are for measuring stressed receiver sensitivity. They are not characteristics of the receiver.

(1)




Figure 6. Illustration of Transmitter OMA<sub>outer</sub> and Receiver Sensitivity Mask for 2x400G FR4

#### 6.5 Digital Diagnostic Specifications

The following digital diagnostic characteristics are defined over the normal operating conditions unless otherwise specified.

Parameter	Symbol	Min	Max	Units	Notes
Temperature monitor absolute error	DMI_Temp	-3	3	degC	Over operating temperature range
Supply voltage monitor absolute error	DMI_VCC	-0.1	0.1	V	Over full operating range
Channel RX power monitor absolute error	DMI_RX_Ch	-2	2	dB	1
Channel Bias current monitor	DMI_Ibias_Ch	-10%	10%	mA	
Channel TX power monitor absolute error	DMI_TX_Ch	-2	2	dB	1

Notes:

1. Due to measurement accuracy of different single mode fibers, there could be an additional

+/-1 dB fluctuation, or a +/- 3 dB total accuracy.



#### 7. Mechanical Drawing




Figure 7. Mechanical Outline

#### 8. ESD

This transceiver is specified as ESD threshold 1kV for high speed data pins and 2kV for all other electrical input pins, tested per MIL-STD-883, Method 3015.4 /JESD22-A114-A (HBM). However, normal ESD precautions are still required during the handling of this module. This transceiver is shipped in ESD protective packaging. It should be removed from the packaging and handled only in an ESD protected environment.

#### 9. Laser safety

This is a Class I Laser Product, or Class 1 Laser Product according to IEC/EN 60825-1:2014.

This product complies with 21 CFR 1040.10 and 1040.11 except for conformance with IEC 60825-1 Ed. 3., as described in Laser Notice No. 56, dated May 8, 2019.

Caution: Use of controls or adjustments or performance of procedures other than those specified herein may result in hazardous radiation exposure.

#### Because So Much Is In Your Optics

#### 10. History Record

Rev. No.	Date	Author(s)	Reviewer(s)	Comments
1.0	Feb/15/2023	Dylan Qian	Vincent Ye	Released
1.1	June/5/2023	Dylan Qian	Vincent Ye	Updated application codes